The promising high data rate wireless applications at millimeter wave frequencies in general and 60 GHz in particular have gained much attention in recent years. However，challenges related to circuit，layout and measurements during mm-wave CMOS IC design have to be overcome before they can become viable for mass market. 60-GHz CMOS Phase-Locked Loops focusing on phase-locked loops for 60 GHz wireless transceivers elaborates these challenges and proposes solutions for them. The system level design to circuit level implementation of the complete PLL，along with separate implementations of individual components such as voltage controlled oscillators，injection locked frequency dividers and their combinations，are included. Furthermore，to satisfy a number of transceiver topologies simultaneously，flexibility is introduced in the PLL architecture by using new dual-mode ILFDs and switchable VCOs，while reusing the low frequency components at the same time.
样章试读
暂时还没有任何用户评论
全部咨询(共0条问答)
暂时还没有任何用户咨询内容
目录
1 Wireless Sensor Network
1.1 Wireless Sensor Networks Fundamentals
1.1.1 Main Features of WSNs
1.1.2 Issues Related to Energy Management
1.2 Applications
1.3 IEEE 802.15.4 Technology
1.3.1 IEEE 802.15.4 Physical Layer
1.3.2 IEEE 802.15.4 Network Topologies and Operational Modes
1.3.3 IEEE 802.15.4 MAC Layer
1.3.4 Data Transfer Protocol and MAC Frames
1.3.5 The IEEE 802.15.4 Topology Formation Procedure
1.4 Zigbee Upper Layers
1.4.1 Zigbee Topologies
1.4.2 The Zigbee Tree-Based Topology
1.4.3 The Zigbee Mesh Topology
1.5 Current and Future Research on WSNs
1.5.1 Application-Agnostic Research Trends
1.5.2 Market-and Application-Driven Research Trends
1.6 Further Readings
References
Part Ⅱ Distributed Processing
2 Distributed Detection of Spatially Constant Phenomena
2.1 Distributed Detection in Clustered Sensor Networks
2.1.1 Preliminaries on Distributed Binary Detection
京公网安备 11010102004214号